PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
FINAL SIMULATION
Control waveforms
V(3314) is the enable line
V(2393) is the reset line
V(7066) is the 3-bit
sequence generator clock
V(8) is the 6-bit register
clock
Previous slide
Next slide
Back to first slide
View graphic version