PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
FINAL PAD LAYOUT
3-bit components with
enable circuit and pin
connections
This is the final
design that was sent
for fabrication
Previous slide
Next slide
Back to first slide
View graphic version