PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
3-BIT COMPONENTS
New D flip-flop with
set and reset
Smaller area / space
conservative
Previous slide
Next slide
Back to first slide
View graphic version