PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
3-BIT COMPONENTS
3-bit x 3-bit multiplier
9 identical cells
Same cells as
previously designed
Previous slide
Next slide
Back to first slide
View graphic version