Appendix A Software

I. Assembly Code For The Base Unit

Module #1: Setup

; The following "\$" commands must be included in every module SNOMOD51 ; Omit assembler predefined registers. \$INCLUDE(reg515.inc) ; Include 515/535 microcontroller definitions. NAME SETUP ; Optional parameter; if no name is provided, ; the filename will be used by default. EXTRN CODE (MAIN_LOOP, SERINIT) ; Makes subroutine MAIN_LOOP in the EXTRN CODE (LCDINIT, KPD) ; main.a51 module available to module ; setup.a51 . ST_ADDR equ 8000h ; Set program starting address at 8000h. CSEG AT ST_ADDR ; Places beginning of code at in a fixed memory ; location specified by ST_ADDR = 8000h. ; This is referred to as an ; "absolute code segment", and cannot be relocated. BEGIN: LJMP START ; Jump to start of program. ST_SEG SEGMENT CODE ; Reserve RAM space for 80535 initialization ; code segment, ST_SEG. Again, since this is a ; "generic segment", it is relocatable. RSEG ST_SEG ; Places the code segement containing ; START at this point in assembled code. ; The selected segment remains "active" until ; a different segment is specified. USING 0 ; Indicates to the assembler that register ; bank 0 will be used, but does not ; actually select register bank 0. ; Place code for initializations specific to the fundamental operation of the ; EMAC MicroPac 80535 microcontroller board here. START: ; Selects register bank 0. CLR PSW.4 CLR PSW.3 ; PSW bits 3 and 4 dictate register bank. MOV SP,#60h ; Initialize stack pointer to 60h. Note that ; the stack pointer could be initialized ; to any value between 20h and 7Fh. However, the programmer must ; ensure (1) stack has enough space to expand adequately, and ; (2) does not overwrite user data. MOV IEN0,#0 ; Disable all interrupts. P5.5 SETB ; Activates the external reset line. CLR P5.5 ; De-activates the external reset line. SETB P5.0 ; Make A16 of 128K RAM; system can use only ; the high 128K of the RAM space.

			; Note that A16 MUST BE SET, with no exceptions.
	CLR	P5.2	; Disable EEPROM by setting the EEPROM ; clock to its low level.
	CLR	P5.1	; Enable memory mapped input/output (MMIO) ; to enable the keypad and LCD panel.
; Add ; keyp	other ir bad, LCD,	nitialization code serial port, A/I	e here specific to the operation of interrupts, D, etc
	SETB	EAL SERINIT	; Enable all interrupts
	CALL	LCDINIT	; initialize LCD display ; this is possible because subroutine LCDINIT ; has been made public and has been defined ; as external code in module lcd.a51
	;CALL	KPD	
	MOV	R0,#2Fh	; Clear a block of RAM (for example only).
CLR_RA	M:		
_	MOV DEC CJNE	@R0,#0 R0 R0,#1Fh,CLR_RAM	
	LJMP	MAIN_LOOP	; Transfer control to MAIN_LOOP code in ; module main.a51.

END

Module #2: Main

; main	.a51 (Mo	dule #2)	
; The :	followin	g "\$" commands 1	must be included in every module
\$NOMOD \$INCLU	51 DE(reg51	5.inc)	; Omit assembler predefined registers. ; Include 515/535 microcontroller definitions.
NAME	MAIN		; Optional parameter; if no name is provided, ; the filename will be used by default.
PUBLIC	MAIN_LO	OP	; Lets other modules access this section of code ; from "public domain" utilizing the EXTRN command.
EXTRN ; EXTRN	CODE CODE	(LCDOUT, DISPM) (LOAD, SAVE)	ENU, KPD, ALERT, ALERTMENU) ; Makes subroutines LCDINIT and LCDOUT in the ; lcd.a51 module available to module main.a51 .
;****	* * * * * * * *	* * * * * * * * * * * * * * * * *	***************************************
MAIN	SEGMENT	CODE	; Reserve RAM space for the generic code ; segment, MAIN. The name segment name is referred ; to by the following RSEG directive.
]	RSEG	MAIN	<pre>; Selects the MAIN code segement, and makes it ; "active" at this point in assembled code. ; The selected segment remains "active" until ; a different segment is specified.</pre>
	USING	0	; Indicates to the assembler that register ; bank 0 will be used, but does not actually ; select register bank 0 .

; The module main.a51 should be used primarily to call subroutines in the ; various modules in the project, as opposed to incorporating detailed functions ; within module main.a51 (i.e., main.a51 should be relatively short).

MAIN_LOOP: CALL DISPMENU CALL KPD CJNE A,#31h,SV CALL ALERTMENU ;ALERT sv: CJNE A,#32h,LD ;CALL SAVE LD: ;CALL LOAD ;CALL LCDOUT ; The call to LCDOUT is possible because ; subroutine LCDOUT has been made public, and ; has been defined as external code in ; module lcd.a51 . LOOP: ; Infinite loop. JMP LOOP END

Module #3: LCD Output Code

\$NOMOD51 \$Include(reg51	5.inc)	; omit assembler micro definitions ; define 515 micro
Name LCD		
PUBLIC LCDOUT EXTRN CODE (KP	, LCDINIT D)	
LCD_DRV SEGMEN	T CODE	
RSEG	LCD_DRV	; switch to this code segment
	USING 0	; use register_bank 0
;*********	*****	*********
; definitions		
escflagequ lcdcmd	psw.5 equ 28h	; LCD equate ; value for P2 to select lcd command port
initdata:		
db 38	h,08,01,06,0eh,8	80h,0
LCDOUT:		
MOV MOV jnb clr sjmp	R2,A P2,#LCDCMD ESCflag,lcdnt5 escflag reg0out	<pre>; SAVE CHAR IN R2 ; POINT TO COMMAND PORT ; skip if no ESC ; write directly to lcd reg 0</pre>
lcdnt5:		
ANL JNZ MOV ANL JZ	A,#11100000B REGIOUT A,R2 A,#11111000B REGIOUT	; SEE IF ANY OF UPPER 3 BITS SET ; IF YES, PRINT IT ; RESTORE CHAR ; SEE IF CHAR IS < 7 ; IF LESS, A=0 SO PRINT USER DEF CHAR 0-7
MOV CJNE	A, R2 A, #0DH, LCNT1	; SEE IF CONTROL CHAR ; IF NOT CR, SKIP

	MOVX SETB ANL MOV SJMP	A,@R1 ACC.7 A,#11100000B R2,A REG0OUT	; READ COMMAND PORT TO FIND CURSOR POS ; SET BIT 7 FOR DDRAM ADDR ; MOVE TO LEFT (ONLY VALID ON 2 LINE DISPL)
LCNT1:	CJNE MOVX CPL SETB MOV SJMP	A, #0AH, LCNT2 A, @R1 ACC.6 ACC.7 R2,A REG0OUT	; IF NOT LF, SKIP ; READ COMMAND PORT TO FIND CURSOR POS ; SWITCH LINE (ONLY VALID ON 2 LINE DISPL) ; SET BIT 7 FOR DDRAM ADDR
LCNT2:			
	CJNE setb JMP	A,#1BH,LCNT3 ESCflag LCDEXIT	; IF NOT ESC, SKIP ; indicate ESC received
LCNT3:			
	CJNE MOV SJMP	A , #1AH , LCNT4 R2 , #1 REG0OUT	; EXIT IF NOT CLEAR SCREEN ; CLEAR COMMAND
			; OUTPUT THE CHAR IN R2 TO REG 1
REGIOUI	MOVX JB INC MOV MOVX	A,@R1 ACC.7,REG1OUT P2 A,R2 @R1,A	; READ LCD COMMAND PORT ; LOOP IF BUSY FLAG SET ; POINT TO LCD DATA PORT ; RESTORE CHAR ; OUTPUT IT
LCNT4:			
		CDEVIE	
	JMP I	CDEXTT	
reg0oui	:		; OUTPUT THE CHAR IN R2 TO REG 0
	MOVX JB MOV MOVX JMP	A,@R1 ACC.7,REG0OUT A,R2 @R1,A LCDEXIT	; READ LCD COMMAND PORT ; LOOP IF BUSY FLAG SET ; RESTORE CHAR ; OUTPUT IT
; ; LCDIN	IIT: Ini	t the LCD	
, LCDINII	:		
	clr MOV LCALL LCALL LCALL LCALL MOV MOVX	ESCflag P2,#LCDCMD DLAYA DLAYA DLAYA DLAYA A,#30H @R1,A	<pre>; indicate no esc found ; POINT TO COMMAND PORT ; 5MS DELAY ; 5MS DELAY ; 5MS DELAY ; 5MS DELAY ; 0UT TO LCD COMMAND PORT ; 5M2 DELAY</pre>
	LCALL MOVX LCALL MOVX	DLAYA @R1,A DLAYA @R1,A	; 5MS DELAY ; OUT TO LCD COMMAND PORT ; 5MS DELAY ; OUT TO LCD COMMAND PORT
	MOV	DPTR,#INITDATA b,#80	; POINT TO INIT DATA ; the last command should take no more than 40 uS. ; for timeout of 80*3 * (12/clock)
			• • • • •
LCDINI	movx	a,@r1	; read lcd command port
	jnb djnz sjmp	acc.7,LCDINIT1 b,LCDINIT2 lcdexit	; exit if not busy ; loop till timeout ; exit if timeout

```
LCDINIT1:
                           ; READ LCD COMMAND PORT
       MOVX A,@R1
              ACC.7, LCDINIT1 ; LOOP IF BUSY FLAG SET
       JB
       CLR
              А
       MOVC
             A,@A+DPTR
                           ; GET BYTE FROM INIT TABLE
              LCDEXIT
                           ; EXIT IF 0
; POINT TO NEXT BYTE
       JZ
              DPTR
@R1,A
       INC
              @R1,A; OUTPUT BYTELCDINIT1; LOOP
       MOVX
       SJMP
LCDEXIT:
       RET
;
; MISCELLANEOUS DELAYS added to keep the LCD from scrolling
; when the buttons are held down
DLAYA:
       PUSH
              ACC
              A,#100
       MOV
       AJMP
              DLAYA2
DLAYB:
       PUSH
              ACC
              A,#128
       MOV
       AJMP
              DLAYA2
DLAYC:
              ACC
       PUSH
       MOV
              A,#255
       AJMP
              DLAYA2
dlayd:
       PUSH
              ACC
       MOV
              A,#8
DLAYA2:
       PUSH
              ACC
       MOV
              A,#0FFH
DLAYA1:
       MOV
              A,#OFFH
                            ; LEVEL 3 LOOP
       DJNZ
              ACC,$
       POP
              ACC
       DJNZ
              ACC, DLAYA2 ; LEVEL 1 LOOP
       POP
              ACC
       RET
```

END

Module #4: Main Menu

;The following "\$" commands must be included in every module

\$NOMOD51 \$INCLUDE(reg515.inc)	; Omit assembler predefined registers. ; Include 515/535 microcontroller definitions.
NAME TOPMENU	; Optional parameter; if no name is provided, ; the filename will be used by default.
PUBLIC DISPMENU	; Lets other modules access this section of code ; from "public domain" utilizing the EXTRN command.

; Makes subroutines LCDINIT and LCDOUT in the

; lcd.a51 module available to module main.a51.

EXTRN COL	DE (LCDOUT)	
•********** '	******	*******
TOPMENU	SEGMENT CODE	; Reserve RAM space for the generic code ; segment, TOPMENU. The name segment name is referred ; to by the following RSEG directive.
RSEG	TOPMENU	; Selects the MAIN code segement, and makes it; "active" at this point in assembled code.; The selected segment remains "active" until; a different segment is specified.
USING	0	; Indicates to the assembler that register ; bank 0 will be used, but does not actually ; select register bank 0.

; The module main.a51 should be used primarily to call subroutines in the

; various modules in the project, as opposed to incorporating detailed functions ; within module main.a51 (i.e., main.a51 should be relatively short).

DISPMENU:

;PUT MAIN MENU CODE HERE FOR DISPLAYING ALERT, SAVE, LOAD

DPTR,#LINE1 MOV ; initialize pointer

DISPLOOP:

	CLR MOVC JZ CALL INC SJMP	A A,@A+DPTR NEXTLINE LCDOUT DPTR DISPLOOP		
LOOPEXI	T: RET			
NEXTLIN	E: MOV SJMP	DPTR,#LINE2 DISPLOOP		
LINE1: LINE2:	db RET	"(1) Alert (2) Save	(3) Load	",0

END

Module #5: Keypad Code

```
; KEYPAD subroutine: waits for key pressed and returns it in ACC.
; (MODULE #5)
;
$NOMOD51
                 ; omit assembler micro definitions
$Include(reg515.inc)
                 ; define 515 micro
Name
    KEYPAD
PUBLIC KPD
EXTRN CODE (LCDOUT)
KEYPAD SEGMENT CODE
```

```
RSEG KEYPAD
                          ; switch to this code segment
       USING 0
                           ; use register_bank 0
; Dempsey Note:
; This code was provided by EMAC
; It is not an efficient way to use keypad
; Normally must do other main code processing
; local definitions
KEYSEL EQU
            38H
                    ; KEYPAD PORT
KPD:
       JNB IE1,KPD ; LOOP TILL KEY PRESSED
                          ; clear for next transition
       CLR
             т π 1
       PUSH
             DPH
       PUSH
             DPL
                           ; SAVE DPTR
             DPTR, #KEYTABL ; POINT TO TRANSLATE TABLE
       MOV
              P2,#KEYSEL; POINT TO KEYPAD PORTA,@R1; GET KEY FROM PORT
       MOV
       MOVX A,@R1
             A,#00011111B ; ONLY 5 BITS
       ANL
       MOVC
            A,@A+DPTR ; TRANSLATE TO KEY FROM TABLE (ASCII)
             DPL
       POP
       POP
             DPH
       RET
KEYTABL: DB '123C456D789EA0BF'
```

END

Module #6: Alert Mode Code

```
; ALERT MENU (MODULE #6)
$NOMOD51
                               ; omit assembler micro definitions
$Include(reg515.inc)
                                 ; define 515 micro
Name ALERT_MENU
PUBLIC ALERTMENU
EXTRN CODE (KPD, LCDOUT, ALERT, LCDINIT, MAIN_LOOP)
ALRT SEGMENT CODE
       RSEG ALRT ; switch to this code segment
        USING 0
                                 ; use register_bank 0
*****
ALERTMENU:
        MOV A,#1AH ;CLEARS LCD SCREEN
CALL LCDOUT ;
        MOV
                в,#4
        CLR
                А

      MOV
      DPTR, #ASCII
      ; MOVES
      DATA TABLE INTO DPTR

      MOVC
      A,@A+DPTR
      ; MOVES
      DPTR INTO ACC

      MOV
      R0,#15
      ; MOVES
      15
      INTO REGISTER
      0

ALERTMENU2:
                LOOPEXIT
        JZ
        CALL LCDOUT
```

INC DPTR ; INCREMENTS THE MEMORY LOCATION IN DPTR TO ;THE NEXT LETTER TO DISPLAY MOVX A,@DPTR ALERT_LOOP: DJNZ R0,ALERTMENU2 ;LOOPS UNTIL R0 IS 0 IN ORDER TO DISPLAY ALL THE ;TEXT SAVED IN ACC MOV @R1,A ;STORE ID# IN R0 CALL KPD B,KPD_LOOP ;WHEN THE LAST ITEM IS REACHED (B=0) A,#45H,RETURN ;DOUBLE CHECK KEYPAD FOR E BEFORE DISPLAYING DJNZ CJNE ;EACH ITEM AGAIN ;OTHERWISE WAIT FOR KEY SJMP ENTER RETURN: ; DOUBLE CHECKS THE KEYPAD BEFORE RETURNING CJNE A,#42H,ALERTMENU ; TO THE TOP OF THE LIST (B = BACK TO MAIN MENU) SJMP BACK ;WAIT FOR KEYPAD ENTRY, ENTER OR NEXT ITEM ; IF ENTER: ADD 1 TO A (PUSH A FIRST TO REOPEN SAVED VALUE) ; IF NEXT: ADD 2 TO A TO MOVE ONTO THE NEXT ITEM NAME KPD_LOOP: CJNE A, #42H, COMMANDS ;B = BACK TO MAIN MENU SJMP BACK BACK: ; IF B IS PRESSED, THE LCD WILL A,#1AH CLEAR THE SCREEN AND MOV LCDOUT CALL ; JMP MAIN_LOOP ; DISPLAY THE MAIN MENU AGAIN COMMANDS: CJNE A, #46H, ENTER ; F = NEXT SJMP NEXT ENTER: CJNE A,#45H,WAIT ;E = ENTER MOV A,#OAH ;SKIPS TO THE NEXT LINE ON THE LCD CALL LCDOUT MOV DPTR, #TRANS ;MOVES "TRANSMITTING..." INTO DPTR MOV A,#0DH ;MOVES CURSOR TO BEGINNING OF LINE 2 LCDOUT CALL TRANSMITTING: ;THIS CODE DISPLAYS "Transmitting..." ;UNDER THE ITEM NAME WHEN THE ALERT CLR ;BUTTON IS PRESSED Α MOVC A,@A+DPTR JΖ TRANSEXIT LCDOUT CALL INC DPTR CALL TRANSMITTING ;LOOP UNTIL ALL LETTERS ARE DISPLAYED CALL ALERT MOV A,#1AH ;CLEAR LCD LCDOUT CALL ; ;AFTER TRANSMISSION, THE LCD WILL JMP MAIN_LOOP ; DIPLAY THE MAIN MENU AGAIN TRANSEXIT: RET

NEXT:

```
MOV
       A,#1AH
               CLEARS LCD FOR NEXT
       LCDOUT
                ;ITEM TO BE DISPLAYED
   CALL
   INC
       DPTR
               ; MOVES THE DPTR TO THE NEXT LINE ON THE ASCII
               ;TABLE
   MOVX
        A,@DPTR
               ;STORES THE NEXT LINE IN ACC
   MOV
       R0,#15
   JNZ
       ALERTMENU2
   SJMP
       ALERTMENU
WAIT:
   CALL
        KPD
   JMP
       KPD_LOOP
LOOPEXIT:
   RET
ASCII:
  ; PUT ASCII TABLE HERE
    ;first item name(in ASCII),ID#
    ;DB
       ;second item
    ;db
            ,
  ; PHONE
  ; REMOTE
  ;KEYS
  ;HEAD
TRANS:
   DB
        "Transmitting....",0
                        ;Displays "Transmitting...." when alert
                          ;button is pressed
```

```
END
```

Module #7: Serial Port Output Code

; The fo \$NOMOD5: \$INCLUDI	ollowing 1 E(reg515	g "\$" commands m	nust be included in every module ; Omit assembler predefined registers. ; Include 515/535 microcontroller definitions.
NAME	SERIAL		; Optional parameter; if no name is provided, ; the filename will be used by default.
PUBLIC	SERINIT	, SEROUT, ALERI	: Lets other modules access this section of code ; from "public domain" utilizing the EXTRN command.
EXTRN	CODE	(LCDOUT)	; Makes subroutines LCDINIT and LCDOUT in the ; lcd.a51 module available to module main.a51 .
MR1BDAT MR2BDAT	EQU EQU	00010011B 00000111B	;Set stop bit length = 1 ;Put registers in memory spaces
ACR	EQU 04H		;Auxiliary Control Register
MR1B SRB CSRB CRB THRB	EQU EQU EQU EQU EQU	08H 09H 09H 0AH 0BH	;Mode Register B (1-receiver 2-transmitter) ;Channel B Status Register ;Clock Select Register B ;Channel A Command Register ;Tx holding register

;****	******	* * * * * * * * * * * * * * * * * *	***************************************
SERIAL	J SEGMEI	NT CODE	; Reserve RAM space for the generic code ; segment, MAIN. The name segment name is referred ; to by the following RSEG directive.
	RSEG	SERIAL	<pre>; Selects the MAIN code segement, and makes it ; "active" at this point in assembled code. ; The selected segment remains "active" until ; a different segment is specified.</pre>
	USING	0	; Indicates to the assembler that register ; bank 0 will be used, but does not actually ; select register bank 0 .
SERINI	т:		
	MOV	A,#01010000B	;Do from this command, down to 00010000
COM_B_	RESET:		
	MOV MOVX ADD	P2,#CRB @R1,A A,#-16	<pre>;Subtracts 1 from the upper nibble; loop until = 0000 ;0101=Reset channel A interrupt ;0100=Reset error status. Clears channel A received break, ; parity error, and overrun error bits. ;0011=Reset transmitter. ;0010=Reset receiver. ;0001=Reset MR pointer. Points MR pointer to MR1.</pre>
COM_B_	JNZ RESET.	COM_B_RESET	;0000=No command, exit loop. ;If the first 4 bits don't equal 0000 jump back to
COM_B_	_SETUP:		
	MOV MOV MOVX	P2,#MR1B A,#MR1BDAT @R1,A	;Points Mode Register 1B to Port 2 ;Initializes MR1B receiver first in order to ;initialize MR2B next for transmission.
	MOV MOVX	A,#MR2BDAT @R1,A	;Stores mode register parameters in acc ;Move MR2BDAT into MR2B
	MOV MOV MOVX	P2,#ACR A,#80H @R1,A	; ;Points 80H into ACR in Port 2 ;Baud Rate Generator Set Select = 1
	MOV MOV MOVX	P2,#CSRB A,#01000100B @R1,A	;Set BAUD rate to 1.8kHz
	MOV MOV MOVX RET	A,#00000101B P2,#CRB @R1,A	;Points data bits for CRB into Acc ;Points CRB into Port 2 ;Points data bits into CRB at Port 2 ;Enables the COM B - transmitter and reciever
ALERT:			
	MOV	в,#20	;WILL TRANSMIT THE NUMBER OF TIMES OF THE ;NUMBER STORED IN B
SEROUI	C:		
	MOV ; POP ; MOV	A,@R1 ACC A,#37H	;PUTS THE ID# INTO THE ACC ;Test data to be sent to the transmitter

		12010						00	
VC	А,#37Н	;Test	data	to	be	sent	to	the	transmitter

SEROUTB:

```
MOV
               P2,#SRB
       PUSH
               ACC
                              ; SAVE CHAR for later use
SOUTB1:
       MOVX
               A,@R1
                              ;Point external Port 2 to Acc
               ACC.2,SOUTB1
                              ;Loop until SRB-bit 2 (TXrdy) is ready to transmit
       JNB
       POP
               ACC
               P2,#THRB
                              ;Send out the serial bit stored
       MOV
       MOVX
               @R1,A
       DJNZ
               B,SEROUT
       RET
```

END

II. VHDL Code For The Remote Unit

-- Re_enable has been commented out because it is not a necessary signal for the code.

-- The purpose of re_enable was to have a second reset so that rst_n could be a main reset -- and re enable could be a user reset.

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
entity shftreg is
port
         (
                  clk,rin,enable
                                    : in std_logic;
                                                                         -- 2KHz clk input
                                    : in std_logic;
                  rst_n
                  TTL_out
                                    : out unsigned(1 downto 0)
                                    : buffer std_logic_vector(8 downto 0);
                  --Q
        );
end shftreg;
architecture smy of shftreg is
signal IQ
                           : std_logic_vector(8 downto 0);
signal TTL_out_w
                           : unsigned(1 downto 0);
signal clk_w
                           : unsigned(3 downto 0);
signal sampler
                           : unsigned(3 downto 0);
                           : unsigned(3 downto 0);
signal test_start
signal bit counter
                           : unsigned(3 downto 0);
                           : std_logic;
signal latch_out
signal retest start
                           : std logic;
signal sample
                           : std logic;
signal load
                           : std_logic;
signal inc
                           : std logic;
signal start_bit
                           : std_logic;
signal clr
                           : std_logic;
signal check_compare
                           : std logic;
signal slow_clk
                           : std_logic;
```

begin

-- Clock Generation Circuitry

```
process(rst_n,clk)
         begin
                   if (rst_n = '0') then
                             clk_w <= (others => '0');
                   elsif rising_edge(clk) then
                                                           -- produces a 16 times slower clock for the
                             clk_w \ll clk_w + 1;
                                                           -- shift register, compare, TTL output code
                   end if;
         end process;
         slow_clk \ll clk_w(3);
-- Start Bit Detection
         process(rst_n,clr,clk)
         begin
                   if rst_n = '0' then
                             start_bit <= '1';</pre>
                   elsif rising_edge(clk) then
                             if (rin = '0') then
                                                           -- latches start_bit low when input drops low
                                       start_bit <= '0';</pre>
                             elsif (clr = '0') then
                                                           -- resets latch when clr = 0
                                       start_bit <= '1';</pre>
                             elsif (re_enable = '0') then
--
__
                                       start_bit <= '1';</pre>
                             end if;
                   end if;
         end process;
-- UART Circuitry
          process(clk, rst_n)
         begin
                   if (rst_n = '0') then
                             test_start <= (others => '0');
                             sampler <= "0001";
                             sample \langle = '0';
                             load
                                       <= '1';
                                       <= '0';
                             inc
                                                          -- set bit_counter to 5 to count all 10 bits
                             bit_counter <= "0110";
                             check_compare <= '0';
                             clr <= '1';
                             retest_start <= '1';
                   elsif rising_edge(clk) then
                             clr <= '1';
                             if (re_enable ='0') then
---
                                       test_start <= (others => '0');
---
                                       sampler <= "0001";
--
                                       sample \leq 0';
--
```

```
<= '1';
         load
         inc
                   <= '0':
         bit_counter <= "0110";
         check_compare <= '0';
         clr <= '1':
         retest_start <= '1';
end if;
if start_bit = '0' then
         if (retest_start = '1') then
                   if (load = '1') then
                             test_start <= "1000";
                            load \leq 0';
                   elsif (test_start = "1111" and rin = '0') then
                             sample \leq 1';
                             retest_start <= '0';
                   elsif (test_start = "1111" and rin \neq '0') then
                             --RESET the start bit latch above
                            clr <= '0';
                            load <= '1';
                   else
                             test_start <= test_start + 1;</pre>
                   end if;
         end if;
         if (sample = '1') then
                                                -- count 16 times then sample bit
                   sampler \leq sampler + 1;
         end if:
         if (sampler = "0100") then
                                                -- limits check_compare clk period
                   check_compare <= '0';
         end if;
         if (\text{sampler} = "1111") then
                                                -- counts 9 bits
                   bit_counter <= bit_counter + 1;</pre>
         end if:
         if (bit_counter = "1111" and rin = '1') then
                                                -- all bits have been counted and
                                                -- stop bit = 1
                   check_compare <= '1';
                                                -- allows for comparing in shift
                                                -- register
                   -- RESETS
                   clr <= '0':
                                                -- resets the start-bit latch
                   load <= '1';
                                                -- resets test_start
                   sample \leq 0';
                                                -- stops sampler counting
                   retest_start <= '1';
                                                -- activates the start-bit sampler
                   bit_counter <= "0110";
                                                -- resets bit_counter
         elsif (bit_counter = "1111" and rin /= '1') then
                                                -- all bits have been counted
```

--

```
-- RESETS -- same resets as above
```

```
clr <= '0';
                                                load <= '1':
                                                sample <= '0';
                                                bit_counter <= "0110";
                                                retest_start <= '1';
                                      end if:
                            end if;
                   end if;
         end process;
-- Shift Register Circuitry
         process(slow_clk,rst_n)
         begin
         if rst_n = '0' then
                   IQ \le (others => '0');
         elsif rising_edge(slow_clk) then
                            case enable is
                                      when 0' => null;
                                      when '1' \Rightarrow IQ \iff IQ(7 \text{ downto } 0) \& \text{ rin};
                                                                                      -- shifts the bits through
                                                                                      -- the register(MSB first)
                                      when others => null;
                            end case;
                   if (re enable = '0') then
                            IQ \leq (others => '0');
                                                                            -- resets register if re_enable = 0
--
                   end if;
         end if;
         Q \le IQ;
         end process;
-- Latch Circuitry\Compare Circuitry
         process(rst_n,slow_clk)
         begin
                   if rst_n = '0' then
                            latch_out <= '0';
                   elsif rising_edge(slow_clk) then
                            if (re_enable = '0') then
                                      latch_out <= '0';
                                                                   -- resets latch if re_enable = 0
___
                            if (IQ = "000000001" and check_compare = '1') then
                                                                   -- compares input to preset ID code
                                      latch out \leq 1';
                                                                   -- holds TTL output high until reset by user
                            elsif (IQ = "00000001" and check_compare = '1') then
                                      latch_out <= '0';</pre>
                                                                   --turns audible tone off when user presses
                                                                   --button on the base unit
                            end if;
                   end if;
         end process;
```

-- TTL Output Generation Circuitry

```
process(rst_n, TTL_out_w, clk) is
begin
    if(rst_n = '0') then
        TTL_out_w <= (others => '0');
    elsif rising_edge(clk) then
        if(latch_out = '1') then
            TTL_out_w <= TTL_out_w + 1; -- creates TTL output wave to
        end if;
        end if;
    end process;</pre>
```

```
TTL_out <= TTL_out_w;
```

end smy;

Appendix B Data Sheets and Pin Assignments

Transceiver Data Sheet

PERFORMANCE DATA TR-XXX-SC

*ABOUT THESE MEASUREMENTS The performance parameters listed below are based on module operation at 25°C from a 5VDC supply unless otherwise noted.

TRANSMIT SECTION Parameter	Designation	Min	Тур	Max	Units	Notes
Center Frequency	Fc		SEE TABLE 1		MHz	
Fc Tolerance		-50	2.22	+50	KHz	1
Output Power	Po	-3	- 0	+4	dBm	2,3
Output-Power Control Range			15		Bb	2,4,8
Harmonic Emissions	Ph		-43		dBc	202
Spurious Emissions	compatib	le with FC	C part 15			
Frequency Deviation	9	90	110	130	KHz	5
Data Rate		300	0.6459	33,600	Bps	8
Audio Modulation Bandwidth		.15	1 1	17	KHz	7,8
Modulation Voltage			1 1			- 25
Digital (Mark)		3	5	5.2	VDC	9
Digital (Space)		0	0		VDC	2.5
Analog		0	0.02177	з	Vp-p	10
RECEIVE SECTION		1.00				
LO Frequency	Flo	-	SEE TABLE 1	-	MHz	2
Flo Tolerance		-60		+50	KHz	
Local Oscillator Readthru			-65	-60	dEm	2
Spurious Emissions	compatib	le with FC	C part 15		2022/2020	2,54
Receive Sensitivity	1000000000000	-90	-94	-100	dEm	6
Data Rate		300	1 1	33,600	Bps	8
Required Transition Interval		0.352.035	1 1	3.5	ms	8,14
Audio Bandwidth		.15		17	KHz	7,8
Audio Lavel		- 335 <u>-</u> 25	180		mVp-p	8
RSSI DC Output Range			.7 to 2.5		v	8
RSSI Gain	Grasi		27		mV/dB	8
RSSI Dynamic Range			65		dB	8
ANTEN NA PORT		2	<u>.</u>		2	2 3
Designed for match	c	· · · · ·	50	-	ohms	8
TIMING		8			2 2	1
Power-on to Valid Receive	2		6	8	ms	8,9,11
Power-on to Valid Transmit			3	5	ms	8,9,11
RX to Valid TX Switching			3	5	ms	8,9,12
TX to Valid RX Switching			4	8	ms	8,9,13
POWER SUPPLY	i	2			2	
Operating Voltage	VCC (pin 10)	2.7	1 1	13	VDC	
Current Consumption	loc	- 023	1 1		20.8094	
TX Mode		12		29	mΑ	
RX Mode		10	13	15	mA	
Sleep Mode			50		цA	8
ENVIRONMENTAL		S			1	C ()
Operational Temp.		Ø		70	°C	

"Table applies to S/N >3000

Transceiver Pin Assignments

PIN DESCRIPTION



Figure 5: SC Series Pinonts (viewed looking down on top cover)

PIN# Pin Title 1,11,13 15-20 Ground Tie to		Description			
		Module Grounds Tie to Common Groundplane			
2	RXDATA	Recovered Data Output			
3	AUDIO	Recovered Analog Output			
4	RSSI	Received Signal Strength Indicalor			
6	PDN	Logic Low Powers Down The Transceiver			
6	N/C	Not Implemented Do Not Connect			
7	RXEN	Receiver Enable Pin Active High Pull Low When in TX			
8	TXEN	Transmitter Enable Pin Active High Pul Low When in RX			
9	TXDATA	Analog or Digital Content to be Transmitted			
10	VIN	2.7-13VDC Supply			
12	ANT	500 Antenna Port TX/RX Switch Inside Module			
14	LVLADJ	Open for Maximum TX Power Insert Resistor to Reduce by up to 15dB			

CPLD Pin Assignments



44-PIN PLCC CONNECTION DIAGRAM (M4(LV)-32/32 AND M4(LV)-64/32)





Product Data Sheet

Dimensions	LXWXH			
Base Unit: Remote Unit	6" X 4" X 3" .5" X .5" X .125"			
Number of remote units: 8				
Power Supply	Min	Тур	Max	Unit
Operating Voltage				
Base Unit: Remote Unit:	7 2.7	3.3	15 13	Vdc Vdc
Current Consumption				
Base Unit: Remote Unit:	10	45 13	85 29	mA mA
Power:				
Base Unit: Remote Unit:	.315 27	43	1.3 377	W mW
Operational Temp:	0		70	°C

The values on this data sheet were estimated due to the fact that nothing has actually been built and tested in the lab yet. The dimensions for the base unit were based off of the dimensions of a Micro Pac 8051 microcontroller board and an LCD screen. The remote unit dimensions were based off another remote unit device that was found during a patent search. The power supply ratings were based off of the microcontroller board for the base unit and the receiver for the remote unit.

Appendix C Product Manufacturing Pricing

Remote unit:

Processor: AT tiny 12L-4sc: 8-pin surface mount/ 4MHz/ in-system programmable ---- \$1.46 Receiver: RXM-433-LC-S-ND Surface mount 433MHz receiver ---- \$9.85 Speaker: P9902 TR-ND: 8.5mm x 8.5mm/ 92dB/ surface mount/ 2.5KHz→2.7KHz range ---- \$2.234 Custom-made Casing: Estimated at \$1.50 Antenna: part of board. Battery: P189-ND Panasonic CR2032: 3V/ 220mAh/ 20mm ---- \$0.21675 Battery Holder: BA2032 SM-Bulk-ND: Surface mount coin 20mm battery holder ---- \$0.35 Audible Alert Off Button: P8006S Momentary switch ---- \$0.099 PCB: \$.65 / sq in. = 1 x 1 in. = \$0.65

HCP = \$16.36 LCP = .1*TPC = \$1.82 TPC = HCP/.9 = \$18.18

Base Unit:

Processor: ATMEL AT 90S1200-4YC --- \$2.05LCD: Vacuum fluorescent display/ 2x20 lines --- \$4.95Keypad: \$2.00Custom-made Casing: Estimated at: \$2.5 - \$3Transmitter: TXM-433-LC-ND surface mount 433MHz transmitter --- \$4.90Power Supply: Diamond 35-6-500D: 6V/500mA --- \$1.53/per unitAntenna: \$1PCB 2 x 2 in * \$0.65 = \$2.60HCP = \$21.53LCP = .1*TPC = \$2.39TPC = HCP/.9 = \$23.92

Total cost of package: \$96.64 (with 4 remote units)

This pice is very high due to the expensive transmitter, receiver, LCD, and keypad. If the product were actually produced by a major company, an ASIC chip with a transceiver built in would be used. This would lower the price of each remote and base unit \$10. A major company would also have better connections, so the LCD and keypad would be found at a much cheaper price. I estimate that the cost of the total product would be approximately \$60 cheaper if a major production company were building it.

Appendix D Other Works

Patent Number WO0217265:

A remote control locator system (10) that can be retro-fitted to any existing remote control device in a straightforward manner. The remote control locator system (10) comprises a sending unit (20) and a receiving unit (30, 130). The sending unit (20) includes a transmitter residing (28) in a sending unit housing (26) and an activation mechanism (25) coupled to the transmitter (28) to send a locator signal when the activation mechanism (25) is activated by a user. The receiving unit (30, 130) includes a receiver (46) residing in a receiving unit housing (38) to receive the locator signal and to emit an audible sound when the receiver (46) receives the locator signal.

Sharper Image Item Finder: \$50

Key Ringer Item Finder: \$30

Standards

Code of Federal Regulations Par 15-Title 47: Radio Frequency Demodulation.

UART standards for packing and unpacking serial bit streams.

Appendix D

Schedule of Tasks				
Janua	ry Week 4:	Finish all assignments for EE 419 and 451.		
Februa	ary Week 1:	Begin hardware design for remote the remote units and work on the web page .		
	Week 2:	Begin simulation of hardware, review microcontroller code, and work on the web page.		
	Week 3:	Debug and test simulations and review microcontroller code.		
	Week 4:	Finish all simulation and begin building in lab, review microcontroller code, and work on web page.		
March				
Marci	Week 1:	Build the hardware for the remote units and test.		
	Week 2:	Continue testing of hardware and reviewing microcontroller language.		
	Week 3:	Finish testing the remote units and finish review of microcontroller language.		
	Week 4:	Begin writing the microcontroller software and work on the web page.		
Annil				
Арги	Week 1:	Write main menu and LCD software.		
	Week 2:	Debug any problems with written software, and write, the modes different modes of operation software.		
	Week 3:	Debug all software and begin the implementation of the combination of the hardware with the software.		
	Week 4:	Test the software and hardware combination.		
May	Week 1.	Write the final project report and the oral presentation and finish		
	WUUK 1.	the web page.		

Appendix E References

- 1. Dempsey, Dr. Gary. EE 451 Lab Instructor. Illinois: Bradley, 2002.
- 2. Huggins, Dr. Brian. Senior Project Advisor. Illinois: Bradley, 2002-2003.
- 3. Key Ringer. <u>www.keyringer.com</u>
- 4. Lattice Semiconductor Corporation. <u>www.latticesemiconductor.com</u>, M4(LV) Data Sheets.
- 5. Philips Semiconductors. SC26C92 Dual Universal Asynchronous Receiver/Transmitter (DUART) Data Sheet. 1997.
- 6. Quatech. <u>www.quatech.com</u>, Asynchronous Serial Communication Overview.
- 7. Sánchez, José. Senior Project Advisor. Illinois: Bradley, 2003.
- 8. Sedra, Adel S., and Kenneth C. Smith. Microelectronic Circuits. New York: Oxford, 1998.
- 9. Sharper Image. <u>www.sharperimage.com</u>, Item Finder.