Sensor Interrupt and Test Circuit in VLSI
Paul Peterson and Erin Vander Laan
Advisor: Dr. V. Prasad
The S.I.T.C. is a VLSI based project that has the ability to perform self-tests on itself in addition to performing a normal task. The design is divided into two main parts: the sensor interrupt circuit and the test circuit. The sensor interrupt circuit is the 'subject to be tested' and the test circuit is the 'device that tests the subject.' The test circuit is subdivided into two parts, making a total of three distinct blocks.
This circuit has a three-input, two- output full adder that performs addition when operating normally. The circuit also possesses two sensors, which, if tripped, interrupt the circuit's normal functions and activate a corresponding alarm. When the sensor is reset, the circuit resumes its normal task of adding.
This portion of the test circuit interrupts ALL functions of Block 1. It trips the sensors, purposely activating each alarm for a limited time. The test circuit interruption takes precedence over all of Block 1's interruptions, and a reset switch stops the test and returns control back to Block 1.
This portion works independent of Block 2 and interrupts all normal functions of Block 1. The circuit generates all possible inputs for the adder, compares the actual outputs with the correct values generated by a sequence generator, and gives a warning if the outputs don't match. A reset switch returns control back to Block 1.
[Home] [Contact us] [Curriculum] [Senior Projects] [Research] [People] [Links]
Copyright (c)1995-2013 Bradley University. All rights reserved.