THREE-BIT SEQUENCE GENERATOR

The above is the CMOS design of the 3-bit sequence generator using L-Edit. The inputs are set, reset, and a clock. The outputs are q2, q1, and q0. These are the outputs (from the sequence generator) that will go to the inputs of the 3-bit x 3-bit multiplier when the chip is in self-test mode.