PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
TESTABLE CIRCUIT
4-bit x 4-bit multiplier
cell
A 4 x 4 array of these
cells makes one
multiplier
Previous slide
Next slide
Back to first slide
View graphic version