PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
FUNCTIONAL DESCRIPTION
4-bit x 4-bit multiplier
TESTABILITY FEATURES
4-bit sequence generator
8-bit register
TESTABLE CIRCUIT
Previous slide
Next slide
Back to first slide
View graphic version