PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
FINAL SIMULATION
Outputs from the 3-bit x
3-bit multiplier using the
6-bit register
The first half of the
outputs are from using
the external inputs
The second half of the
outputs are from using
the 3-bit sequence
generator
Previous slide
Next slide
Back to first slide
View graphic version