PPT Slide
Jarrod Luker Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
SUMMARY OF PROPOSED PROJECT
CIRCUIT TO BE TESTED
4-BIT X 4-BIT MULTIPLIER
TESTABILITY FEATURES
4-BIT SEQUENCE GENERATOR
8-BIT REGISTER
Previous slide
Next slide
Back to first slide
View graphic version