PPT Slide
FINAL SIMULATION
OUTPUTS
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
The first half of the
outputs are from using
the external inputs
The second half of the
outputs are from using
the 3-bit sequence
generator
These are the outputs
with the 6-bit register
Jarrod Luker Dr. V. Prasad Tim McKinney
Previous slide
Next slide
Back to first slide
View graphic version