PPT Slide
4-BIT X 4-BIT MULTIPLIER
TESTABLE VLSI CIRCUIT DESIGN FOR CELLULAR ARRAYS
CMOS design of 4-bit x 4-bit multiplier done using L-EDIT
Jarrod Luker Dr. V. Prasad Tim McKinney
Previous slide
Next slide
Back to first slide
View graphic version