PPT Slide
FINAL SIMULATION
The first half of the
outputs are from using
the external inputs
The second half of the
outputs are from using
the 3-bit sequence
generator
OUTPUTS
These are the outputs
without the 6-bit register
Jarrod Luker Dr. V. Prasad Tim McKinney
TESTABLE VLSI CIRCUIT DESIGN
Previous slide
Next slide
Back to first slide
View graphic version